INFORMATION DISCLOSURE CITATION IN AN APPLICATION					ATTY. DOCKET NO. 57454-970	Di	SERIAL NO. Divisional of Appin. Serial No. 09/813,796			
					APPLICANT Hideto HIDAKA					
(PTO-1449)					FILING DATE August 21, 2003	August 21, 2003 Not yet as			ssigned	
				U.S. PATEN	T DOCUMENTS					
EXAMINER'S INITIALS	CITE NO.	Document Number Number-Kind Codes (# known)		Publication Date MM-DD-YYYY	Name of Patentee or Applicant of Cited Document			Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear		
CVV		US	6,414,489	07/2002	Chen et al.	Chen et al.		<del></del> -		
0		US	6,107,134	08/2000	Lu et al.					
		US	5,956,279	09/1999	Mo et al.					
		US 5,694,364		12/1997	Morishita et al.					
4		US	5,379,260	01/1995	McClure.	McClure.				
<u> </u>		US	· · · · · · · · · · · · · · · · · · ·		·					
		US	<u> </u>	<u> </u>			<del></del>			
		US		•					<u> </u>	
		US		<del></del>				·	<del></del>	
· · · · · · · · · · · · · · · · · · ·		US	<del></del>				<del></del>	****	<del></del>	
		US				······································	<del>-</del>			
		us					<del>-</del>		· · · · · · · · · · · · · · · · · · ·	
		US				·				
1.5	7., is		424 A	FOREIGN PA	TENT DOCUMENTS	5 44	- Karth P	7.	A STATE OF THE STA	
EXAMINER'S INITIALS	CITE NO.	Foreign Patent Document Country Codes -NumberKind Codes (if known)		Publication Date MM-DD-YYYY		Pages, Colu Where R	iges, Columns, Lines Where Relevant Figures Appear		Translation	
						,		Yes	No	
	····	<u> </u>						·		
		<del>                                     </del>						1 2		
					<del>                                     </del>					
		<del> </del>	<del></del>	·	<del> </del>	·				
		L	OTHER A	RT (Including Auth	or Title Date: Pertinent Pages F	tc.)	1			
OTHER ART (Including Author, Title, Date; Pertinent Pages, Etc.)  EXAMINER'S Include name of the author (in CAPITAL LETTERS), title of the article (when appropriate), title of the item (book, magazine,										
INITIALS	INITIALS  (CITE NO.   No									
		"A Precise On-Chip Voltage Generator for a Gigascale DRAM with a Negative Word-Line Scheme", by Tanaka et al., IEEE Journal of Solid-State Circuits, Vol. 34, No. 8, 8/1999, pp. 1084-1090.								
	"Ultra LSI Memory" by Kiyoo Ito, Advanced Electronics Series, November 5, 1994, published by Baifukan, pp. 351-371.									
"An Experimental 256-Mb DRAM with Boosted Sense-Ground Scheme", by Asakura et al., IEEE Journal Circuits, Vol. 29, No. 11, 11/1994, pp. 1303-1309.										
EXAMINER						DATE CONSIDERED				

\*EXAMINER: Initial if reference considered whether or not citation is in conformance with MPEP 609. Draw line through citation if hot in conformanc include copy of this form with next communication to applicant.

1 Applicant's unique citation designation number (optional). 2 Applicant is to place a check mark here if English language Translation is attached.